

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vizgnia 22313-1450 www.uspto.gov

				,		
APPLICATION NO	Э.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/584,604		05/31/2000	Scott A. Rosenberg	INTL-0364-US (P8583)	2847	
21906	7590	07/02/2003				
		& HU, PC	EXAMINER			
8554 KATY FREEWAY SUITE 100 HOUSTON, TX 77024				AMINI, JAVID A		
HOUSTO	N, IX /	7/024		ART UNIT PAPER NUMBER		
				2672	/\	
,				DATE MAILED: 07/02/2003	/\	

Please find below and/or attached an Office communication concerning this application or proceeding.

	T						
· W	Application	No.	Applicant(s)				
Office Action Summan	09/584,604		ROSENBERG, SCOTT A.				
Office Action Summary	Examiner		Art Unit				
The MAIL INC DATE of the control of	Javid A Amir		2672				
The MAILING DATE of this communication app Period for Reply	ears on the c	over sneet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status							
1) Responsive to communication(s) filed on 21 A	April 2003 .						
2a)☐ This action is FINAL . 2b)⊠ Thi	is action is no	on-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims							
4)⊠ Claim(s) <u>1,3-7,9-11,13-17 and 19-25</u> is/are pending in the application.							
4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1,3-7,9-11,13-17 and 19-25</u> is/are rejected.							
7) Claim(s) <u>1,3-7, 9-11,13-17 and 19-25</u> is/are ob	-						
8) Claim(s) are subject to restriction and/or election requirement.							
Application Papers 9)☐ The specification is objected to by the Examiner	•						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.							
If approved, corrected drawings are required in reply to this Office action.							
12)☐ The oath or declaration is objected to by the Examiner.							
Priority under 35 U.S.C. §§ 119 and 120							
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a) ☐ All b) ☐ Some * c) ☐ None of:							
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No							
 Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).							
a) ☐ The translation of the foreign language provisional application has been received. 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.							
Attachment(s)							
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5		(PTO-413) Paper No(s). <u>10</u> . Patent Application (PTO-152)				

Art Unit: 2672

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on April 21, 2003 has been entered.

Response to Amendment

Applicant's arguments filed on April 21, 2003 have been fully considered but they are not persuasive.

Response to remarks on page 6:

- In response to page 6, line 5, applicant discloses, "one-way re-mapping" that is not enclosed in the specification. Applicant should be able to describe or illustrate how the phrase "one-way re-mapping" is functioning?
- In response to page 6, line 7: Applicant does not specify the significant (shown with underline) of the transformation of pixel data from a first to a second memory location in a virtual memory space? By knowing, the relocation of data occurs step-by-step or first location to a second location or etc. see fig. 3 of Patrick. Applicant does not explicitly specifying the advantages of claiming first and second memory locations, because the amount of addressable location can be divided into first, second and etc. locations in memory. The applicant does not explicitly specifying how the data is transferred, but specifying multiple transformations can be applied to data before transferring.

Art Unit: 2672

• In response to page 6, line 14: Applicant discloses that Patrick's invention illustrates that the data block must be fetched from a source and written to a destination address, but applicant's claim language does not support applicant's arguments.

- In response to page 6, line 17: Applicant discloses that the reference fails to teach one-way re-mapping transformation. Applicant fails to provide more information to support the phrase "one-way re-mapping".
- In response to page 7, line 1: Applicant discloses the Patrick does not teach virtual memory space. See Patrick's Fig. 1, number 40, which is secondary storage area that can be apply as a virtual memory. (Virtual memory is: extension of the computer's internal memory, it considers locally or remotely).
- In response to page 7, line 13: Applicant discloses "an applicant writes pixels to a range of virtual memory addresses, a "passive" engine imposes the chosen operation,....." but applicant does not disclose, how this "engine" operates? Why applicant does not show it in the specification? Does the "engine" affect the performance of memory location?
- The following paragraphs are from previous response to an amendment (filed on 15 January 2003) that applicant fails to response to them:
- 1. Applicant does not explicitly specifying a run-time or real time process in the claim; however, the run-time and real time is not the main subject of the invention. The transformation and manipulation of data to or from memory locations are the main subject matter, which is using similar concept.

Art Unit: 2672

2. Applicant discloses that the limitation of claim 1 may enable applying transformations (data), without explicitly using a fetch engine in the physical memory. Fetch engine (a command or program) is meaning to obtain data from previous stage; applicant is using writing/performing/generating and transferring commands. Applicant does not claim how the data is obtained? And also what does part of the method write/perform/generate and transfer command? Physical memory is considered as hard drives/memory chips/compact disks/tapes and memory management supports the mapping of virtual memory addresses to physical memory addresses. In most modern microcomputers, however, the memory management is built into the CPU chip.

- 3. Applicant does not explicitly specifying a run-time or real time process in the claim; however, the run-time and real time is not the main subject of the invention. The transformation and manipulation of data to or from memory locations are the main subject matter, which is using similar concept.
- 4. Patrick discloses in (col. 6, lines 48-62) when implemented within a function, blt compiler 58 see Fig. 2 requires the following information: (1) the addresses of the start of the source and destination bitmaps; (2) the x,y pixel coordinates designating the upper-left point of the rectangle to be transferred (from which the starting address of the data block may be determined); (3) the width and height of the rectangle to be transferred in pixels (from which the number of bytes in the data block may be determined); (4) the x,y coordinates in pixels designating the upper-left location in the destination where the source rectangle should be transferred to; and (5) a ROP code for how to combine the source and destination pixels with a pattern when doing the transfer Blt compiler 58 then generates code to transfer the data block

Art Unit: 2672

from a source bitmap to a rectangle in the destination bitmap. Note: the number and arrangement of the elements of the computer system may be varied.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 11 and 21 rejected under 35 U.S.C. 103(a) as being unpatentable over Patrick et al., and further in view of Margulis.

1. Claim 1,

Patrick et al., hereinafter Patrick, shows a method comprising "writing pixel data to a first memory location", see disclosure in (Col. 6, lines 15-35) the following example that provides, what is involved in the block transfer of bytes from a source to a destination in memory. Patrick also shows "performing a first pixel transformation at said first memory location in a virtual memory space"; see Fig. 3 is a diagram showing an 8(1, 16, 32) bit per pixel bitmap at a source (a "source bitmap or first memory location") for transfer to an 8 bpp bitmap at a destination (a "destination bitmap or second memory location"). Patrick shows a complete illustration of "generating a memory address for a second memory location", see Fig. 3, that the source bitmap 60 is located at memory addresses 0-499 (decimal) and the destination bitmap 62 is located at memory addresses 900-1399. A data block 61 for transfer is contained within a rectangle 60a in source bitmap 60 and consists of 15 bytes on each of 5 consecutive scan lines at the memory addresses given in the figure. Patrick demonstrates the

Page 6

Application/Control Number: 09/584,604

Art Unit: 2672

transformation of data from first location to second location "using a one-way re-mapping to write said transformed pixel data from said first memory location to said second memory location; and transferring said pixel data to a memory controller using a memory controller client in a forward, write-through direction." see Figs. 4-5, data block 61 is to be transferred to a similarly sized rectangle 62a in destination bitmap 62 at the memory addresses given in the figure. Each byte in data block 61 must be fetched (i.e., read) from a source address and written to a destination address. For example, the first byte of the data block has a source address of 19. This byte is to be transferred to a destination address of 905. The next byte for transfer has a source address of 20 and a destination address of 906, and so forth. But Patrick does not explicitly specify mapping, how ever, Margulis teaches in paragraph (0061) from the set and fully associative mapping schemes where a row buffer replacement algorithm must be implemented. Since more than one row buffer can contain the data for a given row access, an algorithm is needed to choose which row buffer to replace for the new access.

Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the teaching of Margulis into Patrick et al. in order to improved performance for computationally complex algorithms performed across multiple compute engines.

2. Claim 11,

Patrick discloses "write pixel data to a first memory location" in (Col. 6, lines 15-35) the following example that provides, what is involved in the block transfer of bytes from a source to a destination in memory. Patrick discloses "perform a first pixel transformation at said first memory location in a virtual memory space" in Fig. 3 is a diagram showing an 8(1, 16, 32) bit

Art Unit: 2672

per pixel bitmap at a source (a "source bitmap or first memory location") for transfer to an 8 bpp bitmap at a destination (a "destination bitmap or second memory location"). The source bitmap 60 is located at memory addresses 0-499 (decimal) and the destination bitmap 62 is located at memory addresses 900-1399. Patrick discloses "generate a memory address for a second memory location; use a one-way re-mapping to write said transformed pixel data from said first memory location to said second memory location; and transferring said pixel data to a memory controller using a memory controller client in a forward write-through direction." A data block 61 for transfer is contained within a rectangle 60a in source bitmap 60 and consists of 15 bytes on each of 5 consecutive scan lines at the memory addresses given in the figure. Data block 61 is to be transferred to a similarly sized rectangle 62a in destination bitmap 62 at the memory addresses given in the figure. Each byte in data block 61 must be fetched (i.e., read) from a source address and written to a destination address. For example, the first byte of the data block has a source address of 19. This byte is to be transferred to a destination address of 905. The next byte for transfer has a source address of 20 and a destination address of 906, and so forth. But Patrick does not explicitly specify mapping, how ever, Margulis teaches in paragraph (0061) from the set and fully associative mapping schemes where a row buffer replacement algorithm must be implemented. Since more than one row buffer can contain the data for a given row access, an algorithm is needed to choose which row buffer to replace for the new access. Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the teaching of Margulis into Patrick et al. in order to improved performance for computationally complex algorithms performed across multiple compute engines.

Art Unit: 2672

3. Claim 21,

Patrick demonstrated "A system comprising: a memory controller that receives pixel data and addresses; a first memory controller client that forwards pixel data and addresses to a first transfer function; and a second memory controller client that receives data from said first transfer function together with new addresses." in (Col. 6, lines 15-35) the following example that provides, what is involved in the block transfer of bytes from a source to a destination in memory. Fig. 3 is a diagram showing an 8(1, 16, 32) bit per pixel bitmap at a source (a "source bitmap or first memory location") for transfer to an 8 bpp bitmap at a destination (a "destination bitmap or second memory location"). The source bitmap 60 is located at memory addresses 0-499 (decimal) and the destination bitmap 62 is located at memory addresses 900-1399. A data block 61 for transfer is contained within a rectangle 60a in source bitmap 60 and consists of 15 bytes on each of 5 consecutive scan lines at the memory addresses given in the figure. Data block 61 is to be transferred to a similarly sized rectangle 62a in destination bitmap 62 at the memory addresses given in the figure. Each byte in data block 61 must be fetched (i.e., read) from a source address and written to a destination address. For example, the first byte of the data block has a source address of 19. This byte is to be transferred to a destination address of 905. The next byte for transfer has a source address of 20 and a destination address of 906, and so forth. But Patrick does not explicitly specify mapping, how ever, Margulis teaches in paragraph (0061) from the set and fully associative mapping schemes where a row buffer replacement algorithm must be implemented. Since more than one row buffer can contain the data for a given row access, an algorithm is needed to choose which row buffer to replace for the new access. Thus, it would have been obvious to one of ordinary skill in the art at the time

Art Unit: 2672

the invention was made to incorporate the teaching of Margulis into Patrick et al. in order to improved performance for computationally complex algorithms performed across multiple compute engines.

Claim Rejections - 35 USC § 102

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims, 3-7, 9-10,13-17, 19-20, and 22-25 rejected under 35 U.S.C. 102(b) as being anticipated by Patrick et al. US patent 5,706,483 published date of Jan. 6, 1998, and filling date of Dec. 13, 1994.

4. Claim 3,

Patrick illustrated, "The method of claim 2 further including writing pixel data to a virtual memory location associated with a memory controller client that receives pixel data written to certain virtual addresses." in Fig. 1, number 40, which is secondary storage area that can be apply as a virtual memory. (Virtual memory is: extension of the computer's internal memory, it considers locally or remotely).

5. Claim 4,

Patrick demonstrated "causing an operating system to set aside virtual addresses for said memory controller client." And the step is inherent, because the operating system provides this options to the users to have more memory location as needed it, and these extended memory can be called virtual memory.

6. Claim 5,

Patrick demonstrated "generating said memory address for said second memory location includes transforming the addresses of said pixel data at said first memory location to addresses

Art Unit: 2672

at said second memory location." And the step is inherent, because there must be an address to be able to locate pixel or any other data when transferring pixel data to second memory location.

7. Claim 6,

Patrick demonstrated "determining the offset to each pixel data by subtracting a base address at said first memory location from the address of each pixel data." And the step is inherent, because each memory location has an address tagged to the pixel data, therefore, the pixel data can be referred to previous location as if the application (recording, viewing, storing) requires. The memory location will have more space by subtracting a base address from pixel data, but the pixel data can be viewed once and it depends on the application (player, display once) requirements.

8. Claim 7,

Patrick demonstrated "adding said offset to a base address of said second memory location."

And the step is inherent, because the second memory location must have the base address of current location and plus previous parameters from first memory location (here is offset).

9. Claim 9,

Patrick demonstrated "writing said transformed pixel data from said first memory location to said second memory location includes writing said pixel data from said first memory location associated with a first transfer function to said second memory location associated with a second transfer function." And the step is inherent, because, Patrick shows in Figs. 5 and 7 that flow charts of a method for compiling run-time code for a data block transfer.

10. Claim 10,

Art Unit: 2672

Patrick demonstrated "The method of claim 9 including transforming the addresses of said pixel data from addresses in a first virtual memory range associated with said first transfer function to memory addresses in a second virtual memory range associated with said second transfer function." And the step is inherent, because, Patrick shows in Figs. 5 and 7 that flow charts of a method for compiling run-time code for a data block transfer.

11. Claim 13,

Patrick illustrated "storing instructions that enable the processor-based system to write pixel data to a virtual memory location associated with a memory controller client that receives pixel data written to certain virtual addresses." in Fig. 1, number 40, which is secondary storage area that can be apply as a virtual memory. (Virtual memory is: extension of the computer's internal memory, it considers locally or remotely).

12. Claim 14,

Patrick demonstrated "storing instructions that enable the processor-based system to cause an operating system to set aside virtual addresses 4 for said memory controller client." And the step is inherent, because the operating system provides this options to the users to have more memory location as needed it, and these extended memory can be called virtual memory.

13. Claim 15,

Patrick demonstrated "storing instructions that enable the processor-based system to transform the addresses of pixel data at said first memory location to addresses at said second memory location." And the step is inherent, because there must be an address to be able to locate pixel or any other data when transferring pixel data to second memory location.

14. Claim 16,

Art Unit: 2672

Patrick demonstrated "storing instructions that enable the processor-based system to determine the offset to each pixel data by subtracting a base address at said first memory location from the address of each pixel data." And the step is inherent, because each memory location has an address tagged to the pixel data, therefore, the pixel data can be referred to previous location as if the application (recording, viewing, storing) requires. The memory location will have more space by subtracting a base address from pixel data, but the pixel data can be viewed once and it depends on the application (player, display once) requirements.

Page 12

15. Claim 17,

Patrick demonstrated "storing instructions that enable the processor-based system to add said offset to a base address of said second memory location." And the step is inherent, because the second memory location must have the base address of current location and plus previous parameters from first memory location (here is offset).

16. Claim 19,

Patrick demonstrated "storing instructions that enable the processor-based system to write said pixel data from said first memory location associated with a first transfer function to said second memory location associated with a second transfer function." And the step is inherent, because, Patrick shows in Figs. 5 and 7 that flow charts of a method for compiling run-time code for a data block transfer.

17. Claim 20,

Patrick demonstrated "storing instructions that enable the processor-based system to transform the addresses of said pixel data from addresses in a first virtual memory range associated with said first transfer function to memory addresses in a second virtual memory range associated

Art Unit: 2672

with said second transfer function." And the step is inherent, because, Patrick shows in Figs. 5 and 7 that flow charts of a method for compiling run-time code for a data block transfer.

18. Claim 22,

Patrick demonstrated "first memory controller client selectively forwards pixel data and addresses to one of a plurality of transfer functions and said second controller client receives pixel data with new addresses from said plurality of transfer functions." And the step is inherent, because, Patrick shows in Figs. 5 and 7 that flow charts of a method for compiling run-time code for a data block transfer.

19. Claim 23,

Patrick demonstrated "memory controller client writes the pixel data back to said memory controller." And the step is inherent, because this is the function of memory controller.

20. Claim 24,

Patrick demonstrated "a plurality of transfer functions, one of said transfer functions arranged to write output data to an address range of another transfer function." And the step is inherent, because, Patrick shows in Figs. 5 and 7 that flow charts of a method for compiling run-time code for a data block transfer.

21. Claim 25,

Patrick demonstrated "transfer functions are associated with virtual memory address ranges."

And the step is inherent, because the range of memory address must be known in order to be able to run the transfer function for any type of memory locations.

Art Unit: 2672

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Javid A Amini whose telephone number is 703-605-4248. The examiner can normally be reached on 8-4pm. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Razavi can be reached on 703-305-4713. The fax phone numbers for the organization where this application or proceeding is assigned are 703-746-8705 for regular communications and 703-746-8705 for After Final communications. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-306-0377.

Javid A Amini Examiner Art Unit 2672

Javid Amini June 18, 2003

JEFFERY BRIER
PRIMARY EXAMINER

Affry A. Bries